BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//ITM Consulting - ECPv6.17.5.1//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://itmconsulting.com
X-WR-CALDESC:Events for ITM Consulting
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:UTC
BEGIN:STANDARD
TZOFFSETFROM:+0000
TZOFFSETTO:+0000
TZNAME:UTC
DTSTART:20210101T000000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=UTC:20221013T080000
DTEND;TZID=UTC:20221013T143000
DTSTAMP:20230105T091804Z
CREATED:20220913T181254Z
LAST-MODIFIED:20230105T091804Z
UID:1353-1665648000-1665671400@itmconsulting.com
SUMMARY:SMT Assembly Troubleshooting and Process Optimization at STI Electronics
DESCRIPTION:Course Instructor:             Phil Zarrow and Jim Hall \nCourse Time:                      8:00 a.m. – 2:30 p.m. \nSMT Assembly Troubleshooting and Process Optimization – Lessons Learned from the Trenches and a Decade of Board Talk \nDescription of the Course \nIn over 30 years of consulting\, Phil and Jim have just about seen it all! You may be familiar with their popular podcast (started before podcasts existed)\, Board Talk\, which addresses industry issues with deep understanding and a sense of humor. Join the “Assembly Brothers” for a journey through troubleshooting the most common defects in SMT with an emphasis on identifying the fundamental root causes\, and an entertaining overview of SMT assembly process optimization techniques. \nTopics Include: \n\nWhy do we get voids in certain solder joints?\nDo we need to clean No-Clean residues before Conformal Coating?\nWhat is Causing Intermittent BGA Failures?\nShould We Measure Solder Paste Thickness?\nAre there effective countermeasures to “new” defects such as “Graping”\, HoP\, etc.?\nShould we consider changing to a newer Solder Paste formulation?\nWhat are the Pros and Cons of Cleaning No-Clean?\nWhat are potential issues with introducing Ultra-miniature chip components into products?\nDoes Your Assembly Line Suffer From Floundering Time?\nHow can we reduce tombstoning?\nCan We Skip Cleaning After Rework?\nWhat are the best practices for storing and handling PCB’s?\nHow to build a “proper” profile board to set up a Reflow Oven ?\nHow can we achieve adequate hole fill in wave soldering?\nCan we mix conformal coatings during rework?\nWill typical No-Clean residues pass an SIR Test?\nWhat causes “Icicles” during wave soldering?\nSolder pallets with titanium inserts: yes or no?\nOthers\n\nQ & A – “Stump the Chumps”: Jim and Phil answer process questions from participants \n 
URL:https://itmconsulting.com/event/smt-assembly-troubleshooting-and-process-optimization-at-sti-electronics/
LOCATION:STI Electronics  Madison\, AL  USA\, 261 Palmer Road\, Madison\, AL\, 35758\, United States
END:VEVENT
END:VCALENDAR